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Abstract
This article reviews the development of readout integrated circuits for hybrid pixel particle physics detectors. The 250-nm feature
size chips in the presently operating ATLAS and CMS experiments are compared with the current state of the art in 130-nm feature
size represented by the FE-I4 chip that will be used to add a new beam pipe layer for the ATLAS experiment in 2013 and the
upgrade options of the CMS pixel readout chip. This includes a discussion of the array and pixel size, analog performance, readout
architecture, power consumption, power distribution options and radiation hardness. Finally, recent work in 65-nm feature size as a
means to continue the evolution of readout chip technology towards smaller feature size, higher rate, and lower power is presented.
c© 2011 Elsevier BV. Selection and/or peer-review under responsibility of the organizing committee for TIPP 2011.
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1. Introduction
In the high-energy physics experiments at the CERN LHC, novel hybrid silicon pixel detectors allow for high
precision tracking in the region closest to the interaction point in a particularly harsh environment characterized by a
high track multiplicity and heavy irradiation. The main purpose of pixel detectors is the precise reconstruction of the
primary interaction vertex and secondary vertices from heavy ﬂavor and τ decays. Furthermore, pixel detectors are
of utmost importance for the track reconstruction due to their ability of generating track seeds with high eﬃciency.
These tasks demand detectors with excellent spacial resolution built from lightweight materials to minimize unwanted
particle interactions.
The design of pixel detectors for the LHC is particularly challenging due to the short bunch crossing separation
of 25 ns and the high event rate at peak luminosities up to 1034 cm−2s−1. This requires fast detectors with high
granularity to discriminate the interaction under study from pile-up events. In addition, the large ﬂux of particles near
the interaction point lead to high radiation levels and the need of radiation hard devices.
The front-end electronics of the LHC pixel detectors have to manage a large number of channels and process
the large data ﬂow with minimal losses and dead time. Each pixel channel ought to provide low noise ampliﬁcation
of sensor charges, signal discrimination, temporary hit storage during trigger latency and a suited architecture for hit
retrieval and readout according to the trigger selection as illustrated in Fig. 1. Due to the stringent timing requirements
the signals must have a fast rise time of less than 25 ns while the fall time may be relatively long (up to 2 μs). The
1Email: lcaminada@lbl.gov
Available online at www.sciencedirect.com
 2 Published by Elsev er B.V. Sel ction and/or peer review under responsibility of the organizing committee for TIPP 11.
Open access under CC BY-NC-ND license.
Open access under CC BY-NC-ND license.
 Lea Caminada /  Physics Procedia  37 ( 2012 )  1644 – 1653 1645
readout chips should allow to set a low discriminator threshold (of the order of 3000 e−) to record the small charges
produced in irradiated silicon sensors. In order to keep the probability of noise hits at a minimum level, a noise value
of about 150 e− per pixel in unirradiated chips is desirable. Furthermore, the chip should include a mechanism to
minimize the threshold dispersion among pixels and ensure a uniform response across the pixel matrix.
Figure 1. Signal processing steps that have to be performed in the pixel detector readout circuit.
Three out of the four LHC experiments use pixel detectors for the innermost layers of their tracking system. This
article focusses on the readout electronics of the pixel detectors of the two general purpose experiments ATLAS and
CMS which have to meet similar design requirements. The pixel detector of the ALICE experiment [1] is used for the
reconstruction of tracks generated in heavy ion collisions and lives in a quite diﬀerent environment. The interaction
rate in heavy ion collision is lower. However, the particle density is signiﬁcantly higher with up to 8000 particles
crossing the detector per unit rapidity per bunch crossing and the main challenge is on the reconstruction of these
complex events.
The ATLAS pixel detector is described in detail in [2]. It consists of three cylindrical layers and three endcaps
on each side, has a total area of silicon of 1.7m2 and 80 million readout channels. The innermost layer is placed at a
distance of 5 cm from the interaction point. The CMS pixel system is slightly smaller with an area of 1m2 of silicon
and 66 million readout channels. It is organized in three barrel layers and two endcaps on each side with the innermost
barrel layer at a radius of 4.4 cm. For more information on the CMS pixel detector the reader is referred to [3]. Both
detector use the hybrid pixel detector technology and a module design with 16 readout chips bump-bonded to a sensor.
Each module features a controller chip that manages the readout.
LHC started operation in March 2010 at a center-of-mass energy of
√
s = 7 TeV. Since then the pixel detectors
have shown an excellent performance and played a key role in the reconstruction of high quality physics data. A ﬁrst
long LHC shutdown is scheduled in 2013 to prepare the machine for running at the design energy of
√
s = 14 TeV
after 2014. During this phase a nominal peak luminosity of 1034 cm−2s−1 is expected. The pixel detector of the ATLAS
and CMS experiment are designed for this running period. In 2017/2018 a second shutdown will take place to ugrade
the machine to reach a maximum luminosity of 2 × 1034 cm−2s−1 (LHC phase I upgrade). The major upgrade from
LHC to HL-LHC (high luminosity LHC) requires work on the LHC machine as well as on the injector complex. This
is foreseen to happen in 2021/22. The target for the ultimate luminosity is 5 × 1034 cm−2s−1 and will allow to record
an integrated luminosity of 250 pb−1 per year.
The ATLAS and CMS experiment both plan to upgrade their pixel detector system in view of the LHC phase I
upgrade. This includes a new sensor and chip design to cope with the higher hit rate and increased radiation and
the reduction of the material budget by improving on the design of the services as well as using advanced material.
The CMS experiment plans to replace the full pixel detector with a new 4-layer system in 2017. The schedule for
installation is not bound to the schedule of LHC shutdowns since the mechanical design and the relatively low service
granularity allow for a replacement of the detector system within a relatively short period of time. The ATLAS
experiment chose a pixel system with a very high service granularity which is inaccessible unless there is a long LHC
shutdown. Therefore the ﬁrst step in the upgrade procedure will be the insertion of an additional layer at a radius of
3.2 cm into the existing pixel detector. The so called IBL (Insertable B-Layer) project [4] is scheduled for installation
in 2013. The replacement of the full pixel system in 2018 is being considered and currently under discussion within the
ATLAS collaboration. The nominal luminosity at the HL-LHC poses severe challenges to the experiments. Therefore,
both ATLAS and CMS plan major upgrades of the complete inner tracking system including the pixel detectors. More
information on upgrade of the tracking detectors for HL-LHC can be found in [5, 6].
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This article is organized as follows: In section 2 an overview of the CMOS 250-nm feature size readout chips
presently used in the present ATLAS and CMS pixel detectors is given. The design choices of the ATLAS FE-I3 chip
and the CMS PSI46 chip are reviewed and some aspects of their performance during operation are discussed. The
ATLAS and CMS pixel detector upgrade projects developed for the LHC phase I upgrade are presented in section 3.
ATLAS developed a new pixel readout chip called FE-I4 in 130-nm feature size which oﬀers an increased radiation
tolerance and is able to cope with higher hit rates. A ﬁrst full scale test chip (FE-I4A) has been submitted in summer
2010. Section 4 introduces the new features of the FE-I4 design and shows the main testing results. Ongoing R&D
eﬀorts with application in the pixel detectors at HL-LHC explore two main areas of technological innovation in silicon
processing: 3D integration with true silicon vias using Tezzaron-Chartered 130-nm technology (for more information
the reader is referred to [7, 8]) and high density integration using 65-nm feature size CMOS technology. Recent work
in this ﬁeld of research is presented in section 5. Conclusions are drawn in section 6.
2. Readout Chips of the ATLAS and CMS Pixel Detector
The readout chip of the ATLAS pixel detector FE-I3 [9] and of the CMS pixel detector PSI46 [10] are both built
in CMOS 250-nm feature size technology and designed to withstand radiation doses up to 50Mrad. Even tough both
pixel detectors encounter similar experimental conditions, diﬀerent design choices have been made which deﬁne the
speciﬁcations of the readout chips. The main design parameters of FE-I3 and PSI46 are listed in Table 1. The pixel
area is similar in FE-I3 and PSI46 as it is given by the size of the circuitry needed for the hit processing within the pixel
unit cell. The CMS pixel detector is designed to achieve a similar resolution in the transverse (rφ) and longitudinal
(z) direction and thus uses an almost square pixels with a size of 100 × 150 μm2. The ATLAS experiment decided to
optimize the resolution in the rφ plane which resulted in a pixel size of 50 × 400 μm2. The pixel size is reﬂected in
the layout of the pixel matrix which is 52 columns by 80 rows for PSI46 as opposed to 18 columns by 160 rows for
FE-I3. The pixels are organized in double columns and the readout of the pixels is managed by the chip periphery.
The CMS pixel detector is operated in high magnetic ﬁeld of 3.8 T which leads to a large Lorentz drift in the
silicon sensors that is not compensated by the module arrangement. Hence, the charge carriers are distributed over
several pixels. In combination with a precise measurement of the signal pulse height in each pixel, this eﬀect can
be used to determine a charge distribution and improve the position resolution. PSI46 provides an analog readout of
the measured pulse height. Furthermore, it allows for low threshold operation which is important to record the small
collected charges in shared clusters. The pixel detector of the ATLAS experiment is placed in a lower magnetic ﬁeld
of 2 T. The sensor surface of the modules are tilted with respect to the magnetic ﬁeld lines in order to compensate
the Lorentz drift and maximize the charge collected within one pixel. An on-chip digitization of the charge collected
in the sensor is performed in FE-I3 by measuring the time-over-threshold (ToT) which is proportional to the charge
thanks to the linear return to baseline of the signal.
Table 1. Comparison of the main design parameters of FE-I3 and PSI46.
FE-I3 PSI46
Year 2003 2005
Feature size 250 nm 250 nm
Chip size 7.6×10.8mm2 7.9×9.9mm2
Active area 74% 81%
Size of pixel array 18×160 (2880) 52×80 (4160)
Pixel size 50×400 μm2 100×150 μm2
Number of transistors 3.5M 1.3M
Data rate 40Mb/s 40Mb/s
Wafer yield 80% 74%
The analog pixel of the FE-I3 chip has a two stage ampliﬁer followed by a discriminator with variable threshold
controlled by a global DAC. In addition, each pixel has a 7-bit DAC to tune the threshold. Similarly, the feedback
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current of the preampliﬁer can be adjusted by a global DAC and a 3-bit local DAC to set the ToT scale and make
the ToT measurement uniform across the pixel matrix. Furthermore there is a mask bit to disable the output of noisy
pixels. The ToT measurement is performed by recording the timestamp of the leading and the trailing edge of the
signal and has a 8-bit resolution. If a hit occurs the ToT information together with the pixel address is sent to the chip
periphery.
The PSI46 readout chip uses a two stage preampliﬁer and shaper before the signal is passed to the comparator.
The threshold can be set globally and there are 4 trim bits per pixel for local adjustment and one mask bit. If the signal
exceeds the threshold the hit information is stored and the double column periphery is notiﬁed. The periphery sets a
timestamp, issues a readout token and initializes the column drain mechanism to readout the pixels. The pixels transfer
the analog pulse height information and the pixel address encoded in discrete analog levels to the chip periphery. This
process runs asynchronous and the clock is not distributed to the pixels which allows to reduce the power dissipation
in the chip.
The pixel readout architecture based on the column drain mechanism is described in [11] and its implementation
in PSI46 is illustrated in Fig. 2. FE-I3 also uses a column drain mechanism and shares the concept of transferring hits
to the periphery but diﬀers in the actual implementation [9].The basic idea of the column drain is to place the buﬀers to
store the hit information during the trigger latency in the double column periphery rather than in the pixel itself. This
allows to reduce the circuitry within the pixel unit cell (and thus keep the pixel area as small as possible) and to use
the buﬀers more eﬃciently as they are shared among all pixels in the double column. The column drain mechanism
requires a fast transfer of hits from the pixel to the periphery where the trigger veriﬁcation is performed. If hits are
triggered, the data is marked for readout and sent out serially. Otherwise, the data is discarded. The column drain
mechanism has proven to work reliably during LHC data taking with a high eﬃciency and low dead time. However,
the architecture does not scale to high occupancies. The limitations of the column drain architecture are discussed in
section 3.
Figure 2. Schematic view of the column drain mechanism implemented in PSI46.
In 2011, the CMS pixel detector has been running with a threshold setting corresponding to 2500 e− with a noise
below 150 e−. In PSI46 only the triggered bunch crossing is read out which makes it sensitive to time walk eﬀects:
Signals with smaller pulse height activate the hit discriminator at slightly later times which may result in incorrect
bunch crossing assignment. The in time threshold is then given by the minimum pulse height need to exceed the
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threshold in the correct bunch crossing and is higher than the nominal threshold. In case of CMS pixel detector the
measured in-time threshold is at 3200 e−.
The ATLAS pixel detector is working at a nominal threshold of 3500 e− and a noise of about 170 e−. The FE-
I3 chip performs on-chip hit doubling to recover small hits in later bunch crossing. This allows to have an in-time
threshold only 200 e− above the nominal threshold at a cost of a 10% increase in data volume.
An important aspect of the design is the power consumption in the chip. During LHC data taking the FE-I3 chip
runs with an analog supply voltage of 1.6V and a digital supply voltage of 2V and consumes an analog and digital
current of 75mA and 49mA, respectively. This leads to a power consumption of 76 μW per pixel. PSI46 uses 1.7V
and 2.5V for the analog and digital supply voltage. The analog pixel was optimized for low power operation which
results in an analog current consumption as low as 26mA per chip, while the digital current is 29mA plus a ﬂuence
dependent contribution of 0.1 μA per pixel times the ﬂuence in MHz/cm2. The total power consumption per pixel is
28 μW. In contrast to FE-I3 PSI46 uses on chip voltage regulators. The losses in the regulators are taken into account
when quoting these numbers.
Detailed information about the operation and performance of the ATLAS and CMS pixel detectors during LHC
data taking can be found in [12, 13].
3. Developments for Phase I Upgrade
As discussed in section 1 both experiment plan to have a 4-layer pixel system in view of the LHC phase I upgrade.
The innermost layer will be placed at a smaller radius compared to the current system. Together with the increase in
luminosity this leads to a signiﬁcantly higher ﬂux of particles in the detector. PSI46 and FE-I3 are not designed to
work at the expected hit rate which stresses the need for faster front-end electronics to reduce the dead time.
The limitations of FE-I3 have been studied in detail in [14]. At the expected occupancy at IBL at a luminosity
of 2 × 1034cm−2s−1 the ineﬃciency of FE-I3 is above 90%. The main issue is the saturation of the column drain
mechanism of the FE-I3 chip. The transfer of hit data to the chip periphery is not fast enough and the number of
available buﬀers to store the hit data during trigger veriﬁcation is limited which leads to an intolerable increase in
dead time. The dead time due to one pixel being hit twice during the trigger latency contributes about 5% to the
total ineﬃciency. The ineﬃciency of FE-I3 as a function of the number of interactions per bunch crossing is shown
in Fig. 3. The known limitations of FE-I3 lead to the development of FE-I4 which incorporates a novel readout
architecture that makes an operation at a much higher rate possible. The FE-I4 design is discussed in the next section.
Figure 3. Ineﬃciency as a function of the number of collisions per bunch crossing for FE-I3 and FE-I4. The contribution of pixels being hit twice
during the trigger latency is indicated by the dashed lines.
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The situation is diﬀerent in case of PSI46 thanks to the diﬀerent layout of the pixel matrix. PSI46 has more
columns (52 versus 18 in FE-I3) with fewer pixels. Therefore the saturation of the column drain mechanisms happens
at hit rates higher by almost a factor 3. This allows to maintain the column drain based readout architecture for the
chip used in the LHC phase I upgrade. The strategy of the CMS experiment is thus to keep the well tested and reliable
core of the readout chip and make modiﬁcations in the chip periphery to overcome the limitations at high rate. The
main changes for the baseline chip for the phase I upgrade include the adjustment of the size of the buﬀers to store the
hit information during the trigger latency, the implementation of an additional readout buﬀer stage to reduce dead time
during the column readout and the use of 320MHz digital readout. The latter is needed to accommodate the higher
module count in the 4-layer system while reusing the services of the three layer system. It includes the addition of an
8-bit ADC, a PLL to provide the high clock frequencies and new fast digital readout links. Most of these changes have
already been implemented and the submission of the chip is planned for autumn 2011. For more detailed information
the reader is referred to [15, 16].
4. The FE-I4 Pixel Readout Chip
The FE-I4 chip is designed to cope with a high hit rate and withstand heavy irradiation up to 250Mrad. FE-I4 is
the pixel readout chip for IBL and might be used also in the potential upgrade of the complete pixel system for phase
I. It is also suited to cover the outer layers in a HL-LHC pixel detector system. FE-I4 uses the CMOS 130-nm feature
size process which oﬀers a higher radiation tolerance thanks to the use of thinner gate oxide transistors. Furthermore,
the 130-nm technology shows good analog performance and is easily accessible through vendors.
FE-I4 has a novel readout architecture based on local digital regions serving 4 analog pixels. Together with a
readout speed of up to 320MHz this innovative architecture allows to operate the chip at high rate with very low
ineﬃciency (see Fig. 3) and signiﬁcantly decreases the power dissipation in the chip. FE-I4 accommodates a large
array of 26880 pixels arranged in 80 columns by 336 rows. The pixel size of 50×250 μm2 is smaller than in FE-I3
which improves the resolution in z and at the same time lowers the pixel occupancy. Even tough the FE-I4 periphery
provides more functionality compared to FE-I3, the active area of the chip has been increased to almost 90%. The
large size of FE-I4 and the added digital functionality allow for a simpler module design which reduces the material
used in the detector as well as the cost of module production. Some key features of the FE-I4 design are given in
Table 2. An overview of FE-I4 and the IBL module design is presented in [17].
Table 2. Key features of the FE-I4 design.
FE-I4
Year 2010
Feature size 130 nm
Chip size 20.2×18.8mm2
Active area 89%
Size of pixel array 80×336 (26880)
Pixel size 50×250 μm2
Number of transistors 87M
Data rate 320Mb/s
Wafer yield 70%
The submission of the ﬁrst full scale prototype chip, FE-I4A, took place in summer 2010. The performance of
FE-I4A has been evaluated in detailed. Single chip tests have been performed and 14 wafers of 60 chips haven been
probed. An average yield of 70% has been established based on these wafers. Even though this number does not
directly compare to the yield for module production quoted in Table 1 since more relaxed quality criteria haven been
applied, it creates conﬁdence in the reliability of the production process. The result of the single chip tests are very
promising and the functionality of all basic building blocks has been conﬁrmed.
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The ﬁrst modules composed of FE-I4A chips bump-bonded to planar or 3D silicon sensors have become available
at the beginning of 2011. They have been characterized in laboratory tests and irradiation campaigns and successfully
operated in test beams and during cosmic data taking. The results of the module testing are discussed in detail in [18].
The analog pixel of FE-I4 [19] is based on a two stage architecture featuring a pre-ampliﬁer with leakage current
compensation circuitry AC-coupled to a second ampliﬁcation stage. Each pixel has 13 conﬁguration bits for masking,
threshold setting, adjustment of the feedback current and local test charge injection. The analog pixel shows an
excellent performance: Despite the large pixel matrix, precise tuning is possible with a dispersion of less than 30 e− at
a threshold of 3000 e−. The noise measured in bare chips is about 110 e− and increases to about 150 e− in assemblies
with sensors.
The analog pixels are arranged in double columns and the readout of 4 analog pixels is organized in a common
digital region (see Fig. 4). The hit processing and the ToT measurement happen independently for each pixel within
the digital region. There are ﬁve ToT memories per pixel to store the hit information during the trigger latency. Due
to space constraints the ToT resolution has been reduced to 4 bits. There are ﬁve latency counters per region which
are shared by the 4 pixels. Each latency counter is mapped one-to-one with 4 ToT memories. If a pixel records a hit
above threshold a latency counter is started and the ToT of all pixels in the region is recorded.
The advantage of this regional architecture is the reduction of the data transfer to the periphery. The trigger
veriﬁcation is performed within the region, hits that do not belong to a trigger are discarded and only 0.25% of all
hits are sent to the periphery. Therefore the dead time during the readout is signiﬁcantly decreased and at the same
time a lower power consumption is achieved. The test results of FE-I4A readout are encouraging and show that the
architecture meets its design speciﬁcations.
As an additional beneﬁt the arrangement of pixels in 4-pixel digital regions provides a handle on time walk
eﬀects. Simulations show that hits with small amplitudes in most cases happen in close proximity to hits with large
amplitudes. Hence, in FE-I4 small hits are associated to big hits based on position rather than on timing information.
The latency counter of the digital region is triggered by big hits and uses a two clock cycle window to associate small
hits in neighboring pixels to big hits. The discrimination between small and big hits is adjustable in the conﬁguration.
Thereby FE-I4 oﬀers a digital time walk correction which allows to lower the analog current in the pixel preampliﬁer.
The power consumption in the digital region has been measured as a function of memory occupancy and an
excellent agreement with the value predicted by simulation has been obtained. At the expected IBL occupancy the
digital region has a power consumption of about 24 μW at a digital supply voltage of 1.5V. The total digital current
in the chip is about 110mA. At a supply voltage of 1.2V the analog current is about 350mA resulting in a power of
16 μW per pixel. The power consumption in FE-I4 is lower than in FE-I3 for two main reasons. The analog power
consumption has been reduced by reducing the analog complexity and compensating with digital functionality, the
digital power is decreased due to the improved readout architecture.
FE-I4A contains multiple powering options in order to evaluate the performance of each one and optimize choices
for the IBL and future applications. It can be conﬁgured to use a direct powering scheme, linear shunt regulators [20]
or a divide-by-two DC-DC voltage convertor. FE-I4A was successfully operated in all power conﬁguration and for
IBL the powering option using the shunt regulators was chosen.
The radiation tolerance of FE-I4A has been veriﬁed by an irradiation of bare chips in a 800MeV proton beam
in Los Alamos to doses of about 6, 100 and 250Mrad averaged over the whole chip (while the dose in the center of
the chip was a factor of 1.5 higher than the average). All chips could still be operated after irradiation. The leakage
current due to to sub-threshold leakage in the switches located in front of the in-pixel injection capacitors increases
by a factor of 5 for a dose of 6Mrad. For higher doses the increase is smaller. The threshold dispersion in the chip is
not aﬀected by the radiation, while the noise increases by 15–20%. No systematic eﬀects were observed.
The next submission of FE-I4 (FE-I4B) is scheduled for September 2011. This chip will be the production version
to be used in IBL. Thanks to the successful validation of the regional readout architecture, modiﬁcations only aﬀect
the chip periphery. Furthermore some additions are needed to meet the requirements of the IBL data acquisition
system. All changes and additions have been implemented in the design of FE-I4B and have been validated by
detailed simulations.
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Figure 4. Schematic view of the FE-I4 readout architecture. The pixels are arranged in double columns and 4 analog pixels share a common digital
region. The chip periphery organizes the pixel readout and is described in [17].
5. Recent work in 65-nm technology with future application in HL-LHC Pixel Detectors
The experimental conditions at HL-LHC presents severe challenges to the design of the pixel systems. In order
to reduce the occupancy, improve the hit resolution and decrease the readout ineﬃciencies detector designs with
smaller pixel, faster readout and more memory per pixel are being considered. A higher pixel granularity is especially
important to improve the reconstruction of close by tracks and the track reconstruction in dense jets.
Here ongoing research in 65-nm feature size CMOS technology is presented. It continues the evolution of readout
chip technology towards smaller feature size, higher rate and lower power. The 65-nm feature size technology is
intrinsically radiation hard and is expected to withstand doses of 500Mrad as expected for the innermost pixel layers
at HL-LHC.
By going to 65-nm feature size a factor of 4 in area reduction for digital circuits is gained compared to 130-nm
feature size technology. This is not necessarily true for analog circuits since the intrinsic gain of the transistors is not
improved. Consequently, the concept of reducing analog complexity and at the same time adding digital functionality
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in signal processing is becoming increasingly relevant.
A ﬁrst analog prototype pixel readout chip in 65-nm technology has been design at LBL by Abderrezak Mekkaoui.
The design has been submitted in June 2011 to TSMC. The prototype chip has 768 pixels organized in 16 columns
by 48 rows. The layout incorporates pixels with staggered bumps with a spacing of 50 μm center-to-center. The pixel
size in the transverse direction is 25 μm, while the length of the pixel in the longitudinal direction will need to be
adjusted to accommodate the future digital region design. Based on the layout of the digital logic of FE-I4 a z length
of 150 μm is expected.
Before submission detailed simulation of the analog performance have been carried out. The current of the pixel
preampliﬁer was varied from 0.25 up to 5.25 μA. The goal is to be able to operate the chip with a current in the range
of 2–3 μA per pixel. In simulation the design works even with a very low preampliﬁer current. However, the biases
still need to be optimized for low current operation.
The dependence of the noise on the preampliﬁer current has been simulated for feedback currents in the range of
1–200 nA. Operating at a preampliﬁer current of 2.5 μA per pixel and a feedback current of 200 nA an ENC of 75 e−
is expected from simulation. The noise increases slowly as the current decreases and does therefore not present the
limiting factor for low current operation.
The limiting factor in the analog design is the time walk behavior. Time walk simulations have been performed
assuming a capacitive load of 300 fF and a signal return to baseline of 300 ns. For a charge of 1000 e− above threshold
a time walk of 40 ns is expected. In order to reduce the time walk to less than 25 ns a charge of 4000 e− needs to be
recorded. Nonetheless some time walk can be tolerated since the approach is to recover the performance by digital
signal processing steps.
6. Conclusions
The ﬁrst generation of pixel systems at the LHC detectors show an excellent performance during data taking and
substantially improve the physics potential of the experiments. The readout chips operate reliably with very low dead
time which allows for precise track reconstruction at high eﬃciency. The ATLAS pixel readout chip FE-I3 and the
CMS pixel readout chip PSI46 both meet their demanding design speciﬁcations.
ATLAS and CMS plan to have 4-layer pixel system with the LHC phase I upgrade coming. This requires new
developments in readout chip technologies. With the FE-I4 design a new generation of readout chips is available. This
state of the art technology which incorporates real innovation is able to withstand heavy irradiation and cope with a
signiﬁcantly higher hit rate. Furthermore, FE-I4 keeps the promise of operating at lower power and reduces the cost
of module production thanks to its large physical size and the reasonable wafer yield.
The evolution of readout chip technology towards smaller feature size, higher rate and lower power is continued
in view of the experimental conditions at HL-LHC. Results from the prototype analog pixel chip in 65-nm technology
are expected soon.
7. Acknowledgement
This review includes work from many people. I would like to thank the members of the FEI4 Collaboration,
Marlon Barbero, David Arutinov, Malte Backhaus, Xiaochao Fang, Laura Gonella, Tomasz Hemperek, Michael
Karagounis, Hans Kru¨ger, Andre Kruth, Norbert Wermes (Universita¨t Bonn, Germany), Patrick Breugnon, Denis
Fougeron, Fabrice Gensolen, Mohsine Menouni, Sasha Rozanov (CPPM Aix-Marseille Universite, France), Roberto
Beccherle, Giovanni Darbo (INFN Genova, Italy), Lea Caminada, Sourabh Dube, Julien Fleury2, Dario Gnani, Mau-
rice Garcia-Sciveres, Frank Jensen, Yunpeng Lu3, Abderrezak Mekkaoui (Lawrence Berkeley National Laboratory,
USA), Vladimir Gromov, Ruud Kluit, Jan David Schipper, Vladimir Zivkovic (NiKHEF, The Netherlands), Jo¨rn
Grosse-Knetter, Jens Weingarten (Universita¨t Go¨ttingen, Germany), Martin Kocian (SLAC, USA) and the PSI46 de-
signers Gerd Dietrich, Wolfram Erdmann, Roland Horisberger, Hans-Christian Ka¨stli and Beat Meier (PSI, Switzer-
land). This work has been supported by the Swiss National Science Foundation.
2visitor from LAL - Laboratoire de l’Acclrateur Linaire, Orasy, France
3visitor from IHEP - Institute of High Energy Physics, China
 Lea Caminada /  Physics Procedia  37 ( 2012 )  1644 – 1653 1653
References
[1] A. Kluge et al., The ALICE Silicon Pixel Detector System (SPD), proceedings of TWEPP-07 (2007).
[2] G. Aad, ATLAS pixel detector electronics and sensors, JINST 3 P07007 (2008).
[3] H. C. Ka¨stli et al., CMS barrel pixel detector overview, Nucl. Instrum. Meth. A 582 (2007) 724.
[4] ATLAS IBL Community, Insertable B-Layer Technical Design Report, CERN-LHCC-2010-013 (2010).
[5] S. Mersi, CMS Tracker layout studies for HL-LHC, these proceedings.
[6] A. Aﬀolder, Silicon Strip Detectors for the ATLAS sLHC Upgrade, these proceedings.
[7] Proceedings of the 3D Vertically Integrated Electronics Satellite Meeting, these proceedings.
[8] S. Godiot et al., 3D electronics for hybrid pixel detectors, proceedings of TWEPP-2009 (2009).
[9] I. Peric, The FEI3 Readout Chip for the ATLAS Pixel Detector, Nucl. Instrum. Meth. A 565 (2006) 178–187.
[10] H. C. Ka¨stli et al., Design and performance of the CMS pixel detector readout chip, Nucl. Instrum. Meth. A 565 (2006) 188.
[11] R. Horisberger, Readout architectures for Pixel detectors, Nucl. Instrum. Meth. A 465 (2001) 148–152.
[12] M. Swartz, Performance of the CMS Pixel Detector at the LHC, these proceedings.
[13] M. Keil, Operational experience with the ATLAS Pixel Detector at the LHC, these proceedings.
[14] D. Arutinov et al., Digital Architecture and Interface of the new ATLAS Pixel Front-End IC for Upgraded Luminosity, IEEE Trans. Nucl.
Sci. 56 (2009) 2.
[15] B. Meier et al., Pixel Front-end development for CMS, PoS Vertex 2009 (2010) 028.
[16] H. C. Ka¨stli et al., CMS pixel upgrade project, PoS Vertex 2010 (2011) 039.
[17] M. Barbero, The FE-I4 Pixel Readout Chip and the IBL Module, PoS (Vertex 2011), in preparation.
[18] P. Grenier et al., Silicon sensor technologies for ATLAS IBL upgrade, these proceedings.
[19] M. Garcia-Sciveres, The FE-I4 pixel readout integrated circuit, Nucl. Instrum. Meth. A 636 (2011) 155–159.
[20] B. Karagounis et al., An integrated Shunt-LDO regulator for serial powered systems, ESSCIRC 2009 (2009) 276–279.
